



# **Radiation test and application of FPGAs in the Atlas Level 1 Trigger**

**Valerio Bocci**  
INFN Sezione di Roma

**7th Workshop on Electronics**  
for **LHCExperiments**

**Stockholm, Sweden, 10-14 September 2001**


## Presentation overview:

- Atlas RPC radiation environment.
- Virtex FPGA structure.
- SEU test in Virtex logic.
- SEU test in Virtex configuration memory.
- TID test.
- Annealing test.
- Continuos check and recovery inside the system.



# Atlas RPC muon system location and radiation levels

	Zmin (cm)	Zmax (cm)	Rmin (cm)	Rmax (cm)
<b>BMF</b>	63.1	872.2	839.1	847.1
<b>BML</b>	15	966	750.6	758.6
<b>BMS</b>	13.5	945.5	839.1	847.1
<b>BOF</b>	60.8	1267.9	1035.5	1043.5
<b>BOL</b>	15	1225.2	985.3	993.3
<b>BOS</b>	1	1383.2	1025.8	1033.8


	SRL <sub>tid</sub> (Gy 10y <sup>-1</sup> )	SRL <sub>see</sub> (>20 MeV h cm <sup>-2</sup> 10y <sup>-1</sup> )
<b>BMF</b>	3.02E+00	4.69E+09
<b>BML</b>	3.04E+00	5.65E+09
<b>BMS</b>	3.03E+00	4.73E+09
<b>BOF</b>	1.19E+00	4.08E+09
<b>BOL</b>	1.33E+00	4.21E+09
<b>BOS</b>	1.26E+00	4.10E+09



# Xilinx Virtex 2.5V device



- Fast, high-density Field-Programmable Gate -
- System performance up to 200 MHz
- Built-in clock-management circuitry
- Four dedicated delay-locked loops (DLLs) for advanced clock control
- Four primary low-skew global clock distribution nets,



Each Block SelectRAM is a fully synchronous dual-ported 4096-bit RAM with independent control signals for each port. The data widths of the two ports can be configured independently. => built-in bus-width conversion.







Table 5: Virtex Block SelectRAM Amounts

Virtex Device	# of Blocks	Total Block SelectRAM Bits
XCV200	14	57,344

Device	System Gates	CLB Array	Logic Cells	Maximum Available I/O	Block RAM Bits	Maximum SelectRAM+™ Bits
XCV200	236,666	28x42	5,292	284	57,344	75,264

# SEU in FPGAs devices


Asic                  FPGA  
1 flip-flop -> 30 flip-flop



Mitigation circuits for SEU

- FPGA logic cross section.
- FPGA configuration cross section.
- FLASHProm SEU cross section.

## Xilinx XCV200 and Flashprom 18V02 Louvain Test Board




V.Bocci

LEB 2001

Stockholm, Sweden, 10-14 September 2001

## Logic and Configuration SEU test




Test of logic SEU circuit:


The Xilinx XCV200 was configured as 2048 Shift register with a “101...010” pattern and SEU detection circuit plus error correction.

Virtex has been irradiated with 60 Mev protons in the Louvain facility.

# Test results from our first Louvain campaign



Logic SEU  
 5 events /  $6.14 \cdot 10^{10}$   
 (60 MeV protons)  
**Xsect/bit =  $3.98 \cdot 10^{-14}$**




Configuration  
 SEU events  
 23 events /  $6.14 \cdot 10^{10}$




## Monitors of XCV200 configuration using multiLINX cable




The MultiLINX device with a USB interface increases communication speed up to 12 Mbits/s, thus reducing download and verify times by a factor of 120X compared jtag cable. We download the Xilinx with the shift register configuration than we monitor the number of wrong configuration bits after a given fluence of 60 Mev protons.



# Test results from second Louvain campaign



# FlashProm SEU test



## Xilinx 18v02 FlashPROM:

### Features


- In-system programmable 3.3V PROMs for configuration of Xilinx FPGAs
- Endurance of 10,000 program/erase cycles
- Program/erase over full commercial/industrial voltage and temperature range
- IEEE Std 1149.1 boundary-scan (JTAG) support
- Simple interface to the FPGA; could be configured to use only one user I/O pin
- Cascadable for storing longer or multiple bitstreams
- Dual configuration modes
- Serial Slow/Fast configuration (up to 33 MHz)
- Parallel (up to 264 MHz)
- Low-power advanced CMOS FLASH process
- 5V tolerant I/O pins accept 5V, 3.3V and 2.5V signals.
- 3.3V or 2.5V output capability
- Available in PC20, SO20, PC44 and VQ44 packages.
- Design support using the Xilinx Alliance and Foundation series software packages.
- JTAG command initiation of standard FPGA configuration.

After an integrated flux over 4 devices of  $8 * 10^{11}$  protons/cm<sup>2</sup>@ 60 Mev  
**We did not observe any SEU.**

At about  $2 * 10^{11}$  protons (28 Krad) the programming feature does not work .

$$X\text{section/bit} < 1.25 * 10^{-18} \text{ cm}^2$$

## 387 Rad/min $\text{Co}_{60}$ Gamma ray source in the Istituto Superiore di Sanita' Rome




V. Bocci

LEB 2001

Stockholm, Sweden, 10-14 September 2001

## Xilinx XCV200 and Flashprom 18V02 ISS Test Board




V.Bocci

LEB 2001

Stockholm, Sweden, 10-14 September 2001


## Flashprom 18V02 Co<sub>60</sub> irradiation

Atlas RPC worst case total dose including safety factors  
 $4.2\text{Krad} = 302\text{ Rad} * 4(\text{SF}_{\text{sim}}) * 3.5(\text{SF unknown batch})$



# Flashprom 18V02 one week @ 100 °C annealing

Flash prom annealing one week @ 100 °C




V.Bocci

LEB 2001

Stockholm, Sweden, 10-14 September 2001


# XCV200 Co<sub>60</sub> irradiation

XCV200  
Xilinx1






# XCV200 Co<sub>60</sub> irradiation



# XCV200 Co<sub>60</sub> irradiation




V.Bocci

LEB 2001

Stockholm, Sweden, 10-14 September 2001

# XCV200 Co<sub>60</sub> irradiation

XCV200  
Xilinx1,2 same program  
Xilinx3 only jtag running




V.Bocci

LEB 2001

Stockholm, Sweden, 10-14 September 2001


# Xilinx XCV200 annealing one week @ 100 °C

Xilinx XCV200 annealing one week @ 100 °C



# Low $p_T$ PAD board

- Pad logic chip, which covers a region  $\Delta x \Delta y = 0.2 \times 0.2$ , associates muon candidates with a region  $\Delta x \Delta y = 0.1 \times 0.1$  (RoI);
- It selects the higher triggered track in the Pad;
- Pad logic chip solves overlap inside the Pad;
- The information of two adjacent CMAs in the  $\eta$  projection, and the corresponding information of the two CMAs on the  $\phi$  projection, are combined together in the low- $p_T$  Pad logic board;
- The four low- $p_T$  CM boards and the corresponding PAD logic board are mounted into a single PAD box, on the outermost side of the RPC2 detector;




V.Bocci

LEB 2001

Stockholm, Sweden, 10-14 September 2001

## Location of the XCV200 inside the LVL1 muon Trigger




# XCV200 in Atlas muon environment

Device  $X_{\text{sect}} = 1.25 * 10^{-8} \text{ cm}^2$


6.25 SEUs in one year

SEU with SF =  $6.25 * 5(SF_{\text{sim}}) * 4(SF_{\text{lot}}) = 125$  in one year

Device  $X_{\text{sect}} < 5 * 10^{-12} \text{ cm}^2$



PAD board with TTCrx ELMB XCV200 and Optical Link




V.Bocci

LEB 2001


Stockholm, Sweden, 10-14 September 2001




# Configuration SEU recovery system



# FPGA initialization



# Readback data structure



- Readback and mask single frame (2186 frames in XCV200)
- CRC computation and comparison with the stored value in the SPI Flashrom
- Estimated time needed to check all frames <30 sec

Device	CL Frames	Bytes per Frame	Frame Bytes	Pad Bytes	Readback Bytes
V200	2186	68	148648	8816	157464

# Conclusions

- XCV200 Irradiation with protons and gamma was performed.
- The SEU logic cross section is similar to other devices with 0.25  $\mu$ m technology.
- The SEU coming from the configuration memory complicate the problem of one order of magnitude respect to the pure Asic design.
- The TID tolerance is more than LVL1 maximum requirements.
- The immunity of Flashprom technology to SEU can be used for fast reprogramming of Xilinx configuration on board.
- The availability of CPU power from DCS node can be used to continuously check the Xilinx program.