# The Design of the Coincidence Matrix ASIC of the ATLAS Barrel Level-1 Muon Trigger



# Level 1 Barrel Muon Trigger Algorithm





- System based on three Resistive Plate Chamber detector layers
- Each RPC detector is composed by a doublet of η and φ strips
- A coincidence of two (low p<sub>T</sub>) or three (high p<sub>T</sub>) hits in different detector layers is required for a valid trigger

#### Colmar, 10/9/2002

# **Coincidence Matrix ASIC Functionality**

- The Coincidence Matrix ASIC performs most of the functions needed for the low-p<sub>T</sub> and high-p<sub>T</sub> triggers and for the read-out of the ATLAS Barrel Level1 Muon Trigger
- Trigger and readout of 192 RPC FE signals
- Timing and digital shaping of the signals coming from the RPC doublets
- > Execution of the trigger algorithm, local muon track candidates identification and  $p_{\rm T}$  classification
- ROI overlap flagging
- Data storage during Level1 latency
- Storage of readout data in derandomizing memory
- RPC hit time measurement with 3.125 LSB (1/8 BC)
- Readout data serializer

## Level 1 Barrel Muon Trigger Scheme



Colmar, 10/9/2002

#### **PAD Board**





#### Colmar, 10/9/2002

#### PAD Box



Colmar, 10/9/2002

# **Radiation Environment**



	SIMULATED RADIATION LEVEL			
	SRL <sub>tid</sub> [Gy·10y-1]	SRL <sub>niel</sub> [1 MeV n·cm <sup>-2</sup> ·10y <sup>-1</sup> ]	SRL <sub>see</sub> [> 20 MeV h·cm <sup>-2.</sup> 10y <sup>-1</sup> ]	
BMF	3.02	$2.49 \cdot 10^{10}$	4.69·10 <sup>9</sup>	
BML	3.04	$2.82 \cdot 10^{10}$	5.65.109	
BMS	3.03	2.50·10 <sup>10</sup>	4.73·10 <sup>9</sup>	
BOF	1.19	$2.14 \cdot 10^{10}$	4.08·10 <sup>9</sup>	
BOL	1.33	$2.20 \cdot 10^{10}$	4.21.109	
BOS	1.26	$2.10 \cdot 10^{10}$	4.10.109	

 $RTC_{tid} = SRL_{tid} \cdot SF_{sim} \cdot SF_{ldr} \cdot SF_{lot} \cdot 10y \sim 1 \ kRad \ (SF=3.5x1x1)$   $SEU_f = (soft SEU_m / ARL) \cdot (SRL_{see} / 10y) \cdot Sf_{sim} \ (SF=5)$ 

• SEU<sub>m</sub> = the number of measured soft SEU during test.

ARL = integrated hadrons flux received by the tested component.

## **CMA** Architecture



Colmar, 10/9/2002

# **CMA** Layout

- UMC 0.18 µm, 6 metal layers, 1.8 V core power supply, 3.3 V I/O pads
- > 430 kgates
- Chip area: 4.5×4.5 mm<sup>2</sup>
- Virtual Silicon standard cell library
- > 320 MHz PLL (x8) macro
- > 24 double-port RAMs
- > 352 pins BGA package





# I/O signals

I0[31:0]	positive pivot plane 0 / low pt k-pattern
I1[31:0]	pivot plane 1
J0[63:0]	non-pivot plane O
J1[63:0]	non-pivot plane 1
L1ACCEPT	L1 Accept signal
L1CNTRES	L1 counter reset
BCNTRES	BCID counter reset
CLK	40 Mhz
TCLK	10 MHz
K[31:0]	k-pattern output
BCID[11:0]	Bunch crossing ID counter
THR[1:0]	Threshold value
OVL[1:0]	Overlap value
SER_D	DS-link Data line
SER_S	DS-link Strobe line

XOFF	Transmit off input	
BUSY	ASIC busy signal	
SCL	I2C clock line	
SDA	I2C data line	
DEVID[7:0]	Device identification input	
ТСК	TAP SCAN clock	
TMS	TAP SCAN MODE	
TRST	TAP SCAN RESET	
TDI	TAP SCAN IN	
TDO	Tristate TAP SCAN OUT	
SE	Scan enable signal	
TST	Test enable signal	
CLKOUT	pll_clk tree output	
CLK160OUT	clk_160 tree output	
CLR_N	Asynchronous clear	

# **Timing Block**

CMA has 3 clock domains, 2 working modes
Initialization mode:

- all blocks are driven by the external 40 MHz clock
- the PLL is bypassed and the 160 MHz clock divider is excluded
- all registers are accessible as shift registers, driven by the I2C interface.

#### > Run mode.

 the PLL is in lock mode, provides the 320 MHz clock, and drives the 160 MHz clock generator.

# **Input Pipeline Block**



- Front-end signal digital shaping is programmable in the range 1/8÷1 BC.
- Pipeline delay is programmable in the range 3/8+3 BCs
- FE signal dead time is programmable in the range 0÷4 BCs, in steps of 1/8 BC

# **Trigger Block**



Coincidence logic works at 320 MHz

Number of matrices/thresholds is 3, logic is repeated three times in parallel, one per threshold setting

> Majority logic is 1/4, 2/4 (one hit per doublet), 3/4, 4/4

The highest threshold k-pattern which has a non-zero trigger information is shaped in time and then sent to the chip output pads

# **De-clustering + preprocessing**



RPC average cluster size is ~1.4.

- De-clustering logic type can be selected at CMA initialization.
- Max processed cluster size is programmable (up to ±3).



- Correlates hits from two detector layers
- > 2/2 hits favoured over 1/2.
- programmable η<0, η=0, η>0 modes can be selected at CMA initialization.

#### **Readout Block**



Colmar, 10/9/2002

## **Readout block**

- The latency buffer stores hit patterns coming from the input FIFO until they get old
- The input FIFO buffer is written at 320 MHz and contains the hit pattern, BCID and time interpolator value. The readout part of this buffer, together with the rest of the readout logic works at 160 MHz
- In the derandomizer buffer, hits belonging to the same L1ID are assembled in data frame
- > All buffer memories are implemented with FIFOs
- FIFO1 and FIFO2 contain a list of L1IDs and relative BCIDs respectively to be processed by the derandomizer and ready to be sent via the serializer
- The serializer block attaches CRC codes to event fragments and ships the data out, following the DS-link protocol, at a programmable frequency of 10-80 MHz

### **SEU** detection

- One parity bit is stored when register is initialized
- Register parity is checked against stored parity every clock cycle
- SEU output signal active when parity check fails
- Single Event Upset detection has been implemented for almost all CMA registers
- For the fundamental chip control registers (Main Control Register, Latency Registers, DSlink Register), triple redundancy, 2/3 majority, has been implemented for error correction.

REGISTER NAME	SEU
REGISTER MADE	DETECTION
MAIN CONTROL	ves
MAIN COUNT	no
MAIN STATUS	no
PIPE I0 MASK0 IN	ves
PIPE I0 EDGE	ves
PIPE 10 IPB REGDEPTH 1	yes
PIPE I0 IPB REGDEPTH 2	yes
PIPE I0 IPB REGDEPTH 3	yes
PIPE I0 IPB REGPIPE 1	yes
PIPE 10 IPB REGPIPE 2	yes
PIPE I0 IPB REGPIPE 3	yes
PIPE I0 SHAPE	yes
PIPE 10 MASK0 READOUT	yes
PIPE I0 MASK0 TRIG	ves
PIPE II MASKO IN	yes
PIPE II EDGE	yes
PIPE II IPB REGDEPTH 1	yes
PIPE II IPB REGDEPTH 2	yes
PIPE II IPB REGDEPTH 3	yes
PIPE II IPB REGPIPE 1	yes
PIPE II IPB REGPIPE 2	yes
PIPE II IPB REGPIPE 3	yes
DIDE 11 MASKO DEADOUT	yes
DIDE 11 MASKO KEADOUT	yes
PIPE II MASKO IRIG	ves
PIPE JO MASKO IN	yes
PIPE 10 IPB REGDEPTH 1	ves
PIPE 10 IPB REGDEPTH 2	ves
PIPE J0 IPB REGDEPTH 3	ves
PIPE JO IPB REGPIPE 1	ves
PIPE J0 IPB REGPIPE 2	ves
PIPE J0 IPB REGPIPE 3	ves
PIPE J0 SHAPE	ves
PIPE J0 MASK0 READOUT	yes
PIPE J0 MASK0 TRIG	ves
PIPE J1 MASK0 IN	yes
PIPE J1 EDGE	yes
PIPE J1 IPB REGDEPTH 1	yes
PIPE J1 IPB REGDEPTH 2	yes
PIPE J1 IPB REGDEPTH 3	yes
PIPE J1 IPB REGPIPE 1	yes
PIPE J1 IPB REGPIPE 2	yes
PIPE J1 IPB REGPIPE 3	yes
PIPE J1 SHAPE	yes
PIPE J1 MASK0 READOUT	yes
PIPE J1 MASK0 TRIG	ves

REGISTER NAME	SEU
	DETECTION
TRIG THR0 THR REG (031)	ves
TRIG THR0 MAJ REG	yes
TRIG THR0 MASK 1 I GE1 REG	yes
TRIG THR0 MASK 1 I EQ2 REG	yes
TRIG THR0 MASK 1 J GE1 REG	yes
TRIG THR0 MASK 1 J EQ2 REG	yes
TRIG THR1 THR REG (031)	yes
TRIG THR1 MAJ REG	yes
TRIG THR1 MASK 1 I GE1 REG	yes
TRIG THR1 MASK 1 I EQ2 REG	yes
TRIG THR1 MASK 1 J GE1 REG	yes
TRIG THR1 MASK 1 J EQ2 REG	ves
TRIG THR2 THR REG (031)	yes
TRIG THR2 MAJ REG	ves
TRIG THR2 MASK 1 I GE1 REG	yes
TRIG THR2 MASK 1 I EQ2 REG	yes
TRIG THR2 MASK 1 J GE1 REG	yes
TRIG THR2 MASK 1 J EQ2 REG	yes
TRIG DECLU 10 CLSIZE	yes
TRIG DECLU I0 PIPE	no
TRIG DECLU I1 CLSIZE	yes
TRIG DECLU I1 PIPE	no
TRIG DECLU JO CLSIZE	yes
TRIG DECLU JO PIPE	no
TRIG DECLU J1 CLSIZE	ves
TRIG DECLU JI PIPE	no
TRIG PRP I GE1 REG	no
TRIG PRP 1 EQ2 REG	no
TRIG PRP I ETA REG	yes
TRIG PRP J GET REG	no
TRIG PRP J EQ2 REG	no
TRIG PKP J ETA KEG	yes
TRIG SHAPE K KEG	yes
TRIG OVL SA KEG	ves
TRIG OVL DA KEG	yes
READOUT RUFFER EMPTY	ves
READOUT BUFFER ALMOST EMPTY	yes
READOUT BUFFER HALF FULL	yes ves
READOUT BUFFER ALMOST FULL	yes ves
READOUT BUFFER FULL	ves
READOUT BUFFER LATREG	ves
READOUT BUFFER LOWREG	ves
READOUT BUFFER HIREG	ves
READOUT SERIALIZER DSLINK	ves
READOUT BCC PRE	ves
READOUT BCC CTR	ves
READOUT LIC PRE	ves
READOUT L1C CTR	ves
manual have been	,

# Testability

- > 32+5 serial scan chains, JTAG boundary scan, I2C register access
- Scan chains (including RAM chains) used during ASIC acceptance tests:
  - All core registers and all RAMs are accessible via scan chains
  - Dedicated scan chains have been designed for RAM data, addresses and control signals, in order to be able to test the RAM cores
- JTAG for tests during board assembly test
- I2C is used for register accessibility and test pattern generation during trigger operation
- Input pipelines can be preloaded with hit patterns and chip can be run for a fixed programmed number of cycles

# **Design flow**

- > VHDL RTL code
- VHDL testbenches for all blocks and full chip
- Design exploration synthesis
- > Top-down compile core and timing blocks
- Scan chains, JTAG and IO pads insertion
- > Place & routing
- Clock tree
- Parasitic capacitance extraction
- Final layout

## CMA LAB Test

Loadboard developed for industry Teradyne tester

The board has been designed with additional connectors for PLL test and lab tests in Rome



### **Test Patterns**

- Scan and functional tests were performed on Teradyne machine at 1 Mhz, 40 MHz, at room and at 125°C temperatures. PLL lock was also tested.
  - SCAN test: 32 scan chains, maximum of 900 cells (generated with Synopsys Test Compiler)
  - RAM test: using single dedicated scan chain (23,743,440 cycles), generated from RTL model
  - Functional test: 105576 vectors, to test I2C interface and start PLL, generated from full netlist+timing simulation
- > 86 packages tested by industry:
  - 7 GND fails
  - 5 RAM fails
  - 4 SCAN fails
  - 70 good (~81%)
  - No logic fail on functional test!



Colmar, 10/9/2002

# **PLL** Test

 > 160 MHz derived clock output has been used to check PLL stability (320 MHz)

- > PLL has been characterized vs V and vs input frequency
- Measured jitter: 25 ps rms, 150 ps pk-pk
- PLL works according to specifications





# Trigger test

- Trigger test on a limited number of input channels, due to limitations on the laboratory setup
- Minimum pulse width measurement:
  - T<sub>wmin</sub> > 6.126 ns (12 ns in specs)
  - Dead timer, pulse shaping and pipeline delay working according to specs.

#### Trigger output latency:

- Input to K-pattern delay
  - T<sub>latkpat</sub> = (59 ± 1) ns
- Input to THR/OVL delay
  - T<sub>latthr</sub> = (63÷88 ± 1) ns
- Skew between THR and OVL signals

• 
$$T_{outskew} = (2 \pm 0.5) \text{ ns}$$

### Readout test



#### Readout tests done at 40 Mbit/s using:

- 10ns period sampling with waveform analyser
- GPIB LAN box connected to waveform analyser
- VISA-GPIB library (linux) in deserializer program has been used to convert waveform vectors to readout data fragments

## **Readout latency**



### **Power consumption**

Nominal power consumption during normal run mode operation is ~1.2 W



Power consumption vs. clock frequency



#### **Plans & Conclusions**

Radiation Test: 60 MeV proton SEE test Gamma TID test Slice Test: all slice components are now available For the second secon muon beam with background photon source No problems or bugs founded up to now No second ASIC version previewed!