

Fast CMOS Transimpedance Amplifier and Comparator circuit for readout of silicon strip detectors at LHC experiments


Jan Kaplon - CERN

Wlodek Dabrowski - FPN/UMM Cracow

Pepe Bernabeu – IFIC Valencia


Carlos Lacasta – IFIC Valencia

Robert Szczygiel - INP Cracow




Motivations

- Check the feasibility of the designing of the fast amplifier/comparator FE optimised for long strip SSD in CMOS 0.25 μ m technology
- Design follows the specifications for readout chip for ATLAS SCT
 - Detector capacitance in the range of 20pF (30pF max)
 - ENC in the range of 1500e⁻ for 20pF input capacitance
 - 20ns peaking time
 - time walk for 1.2 – 10fC signal → <16ns (1fC threshold)
 - matching of the comparator → better than 5% of 1fC signal (sigma spread)



Architecture of the Front-End channel




One channel comprises three AC coupled blocks:



- fast, transimpedance preamplifier (12ns peaking time)
- shaper (peaking time 20ns)
- differential discriminator

Why AC?

- limiting the matching problem to the differential discriminator
- improving robustness of the design against low frequency drifts (1/f noise, low frequency interferences)
- Improving the PSRR of the circuit in low frequency range
- relatively easy layout (42µm pitch)




Architecture of the Preamplifier




Bandwidth → ~600MHz
Open Loop Gain → ~83dB

Cascode amplifier with active feedback
Input transistor M1 → 3000μm/0.5μm
Bias → 400 - 700μA (equivalent to 9 -16mS)
Feedback current → 700nA – 1.6μA
(Rfeed → 150 – 75kOhm)






AC characteristic of the Preamplifier




Input resistance \rightarrow 100 – 150 Ohm at 10MHz

Phase margin \rightarrow better than 80°
 \rightarrow adjustable with I_{feed}





Preamplifier responses to 1fC




Responses for various $C_{detector}$.

Feedback current $\rightarrow 1\mu\text{A}$
Input current $\rightarrow 550\mu\text{A}$

Peaking time $\rightarrow 12 - 14\text{ns}$



Gain $\rightarrow \sim 4\text{mV/fC}$



Responses for various feedback currents.


Input capacitance $\rightarrow 20\text{pF}$
Input current $\rightarrow 550\mu\text{A}$

Architecture of the Shaper stage




Schematic diagram of the shaper stage.
 Pulse gain \rightarrow ~ 15 V/V (60mV/fC with preamp)
 Peaking time \rightarrow 20ns


Response to 3.5fC charge seen at the differential output.
 The signals are DC separated by the threshold voltage VT2-VT1.




Architecture of the Discriminator




Input



Diff pair output




Output




DC gain → ~90dB

Min overdrive for 20ns pulse → ~3mV ($< 1\sigma$ noise)


Calculated offset spread (RMS) → 4.5mV



Time walk simulation




Comparator input




Comparator output


Time walk defined as the difference of comparator response delays for input charges of 1.2fC and 10fC with threshold set to 1fC.





Layout and testability




1. 56 full channels including preamplifier, shaper and comparator – readout via serial output register
2. 8 analogue test channels including preamplifier, shaper and comparator input stage – readout directly via output buffers
3. Biases and threshold voltage - external
4. Four calibration lines distributing input signals every fourth channel
5. Chip area – 4 x 4mm², dimensions of the channel – 42µm x 2mm




Response of the analogue chain





Peaking time \rightarrow 20ns, semigaussian
Gain \rightarrow $\sim 55\text{mV/fC}$
Dynamic range \rightarrow 0 – 12fC
Linearity \rightarrow better than 5% inside the dynamic range and limited power supply and extreme corners of technology








Single analogue channel - ENC




ENC of the analogue channel as a function of feedback and input bias current.





Single analogue channel – Peaking Time




Peaking time as a function of feedback and input bias current.





Single channel – Peaking Time vs. input capacitance



Peaking time as a function of input capacitance for different feedback and input bias currents.




Single analogue channel – FWHM





FWHM as a function of feedback and input bias current.


FWHM for ideal CR-RC3 $\rightarrow 1.38 \times$ Peaking Time



Single channel - Noise slope



ENC as a function of input capacitance for different feedback and input bias currents.




Estimation of the noise performance

Components:

- Channel thermal noise
- GIC noise
- Correlation term GIC ↔ thermal noise
- Flicker noise

Assumptions:

- Γ excess noise factor → 1.3
- n slope factor → 1.45
- Type of the filter → CR-RC3
- EKV modelling of g_m , γ and intrinsic capacitances of the transistors vs. the inversion order




Comparison for $I_{\text{input}} 550\mu\text{A}$ and $I_{\text{feed}} 1\mu\text{A}$:

Markers → measurement

Lines → calculation

Good agreement except for the parallel noise contribution:

→ predicted value 400e- vs. 500e- measured



Noise performance of the active feedback

Components:



- Channel thermal noise
- Flicker noise (not filtered in ideal CR-RC filter - but thanks to AC coupling between stages)


Observation:

- ENC related to the active feedback almost twice higher comparing to classical passive feedback built with resistor of equivalent value
- still not a problem for capacitance detector above 10pF



Advantage of the active feedback:

- Small feedback devices – higher bandwidth and preamplifier gain
- Possibility of adjusting a phase margin and the Peaking Time








Full chain measurements




Threshold scans and response curve in one channel of the chip measured for $I_{\text{preamp}}=550\mu\text{A}$ and $I_{\text{feedback}}=1\mu\text{A}$.





Full chain measurements – Gain and ENC




Distribution of channel gains and ENC in one chip (56 channels) measured for $I_{\text{preamp}}=550\mu\text{A}$ and $I_{\text{feedback}}=1\mu\text{A}$. Good agreement with analogue measurements.



Full chain measurements – Offset and Time Walk




Distribution of comparator offsets ($\sim 3\text{mV}$) and time walks ($\sim 12.5\text{ns}$) in one chip (56 channels) measured for $I_{\text{preamp}}=550\mu\text{A}$ and $I_{\text{feedback}}=1\mu\text{A}$.




Summary of results


1. Functionality in wide range of biases (currents and power supply) and technology corner parameters ($\pm 3\sigma$)
2. Gain \rightarrow $\sim 55\text{mV/fC} \pm 5\text{mV/fC}$ (function of bias), good linearity up to 12fC signal (for all possible corner parameters and limited power supply)
3. Peaking time \rightarrow $20\text{ns} \pm 2\text{ns}$ (adjustable with feedback current)
4. ENC for $C_{\text{input}} 25\text{pF} \rightarrow 1400 - 1600\text{e}^-$ (function of bias)
5. Input resistance \rightarrow in the range of 100 Ohm at 10MHz
6. Very high uniformity of gain (0.8% RMS)
7. Small variation of offsets \rightarrow 3mV RMS (5% of 1fC) \rightarrow no channels “outside distribution”
8. Small variation of ENC \rightarrow 3% RMS
9. Time walk of preamp/shaper/comparator \rightarrow $\sim 12.5\text{ns}$ (measured at 1fC threshold between 1.2 and 10fC signals)
10. Analogue power consumption at nominal biases (550 μA input) \rightarrow 2.4mW/channel (0.95 μA)
11. 10Mrad of X-Ray \rightarrow no visible effects





Addendum: Transconductance of BJT and NMOS transistors - remainder




Gm/I for MOS in weak inversion n-times lower than for BJT
 $n \rightarrow$ slope factor $\rightarrow \sim 1.45$ for IBM




Addendum: Single analogue channel - Gain




Gain of the analogue channel as a function of feedback and input bias current.



Addendum: Response to overdrive



100fC and 10fC signal separated by 800ns distance seen at the input of the comparator.




Addendum: Components contributing to final spread of the comparator offset



- Offset spread of the NMOS input pair amplified by the gain of stage ($\sim 2.5V/V$)
- Offset spread of the transistors used in the threshold circuit, buffers and comparator stage
- Voltage mismatch due to resistor matching (RMS from foundry data $\rightarrow 0.5\%$)

For 1 mV sigma offset of V_t for all transistor pairs and for nominal bias of $2 \times 30 \mu A$ in the input stage:

$$\sigma_{V_t} = \sqrt{(1 \cdot 2.5)^2 + (1.4 \cdot 0.5e^{-2} \cdot 14.7e^3 \cdot 30e^{-6} \cdot 1e^3)^2 + 3 \cdot 1^2} = \sqrt{6.25 + 9.6 + 3} \cong 4.5mV$$




Addendum: Time Walk measurement



Time walk defined as the difference of comparator response delays for input charges of 1.2fC and 10fC at 1fC threshold.

Distribution of time walks (~ 12.5 ns) in one chip (56 channels) measured for $I_{\text{preamp}}=550\mu\text{A}$ and $I_{\text{feedback}}=1\mu\text{A}$.



Addendum: Current and power consumption

Current at nominal bias condition: $(I_{\text{input}} + 400\mu\text{A}) \times 128$

For $I_{\text{input}} = 550\mu\text{A}$ (10mS transconductance): 0.95mA/channel (2.4mW/channel)

For one 128 channel chip: 310mW (121mA)

For 12 chip module: 3.7W (1.45A)