

Fast CMOS Transimpedance Amplifier and Comparator circuit for readout of silicon strip detectors at LHC experiments

Jan Kaplon - CERN

Wladek Dabrowski - FPN/UMM Cracow Pepe Bernabeu – IFIC Valencia Carlos Lacasta – IFIC Valencia Robert Szczygiel - INP Cracow

18-Sep-02



Motivations

- → Check the feasibility of the designing of the fast amplifier/comparator FE optimised for long strip SSD in CMOS 0.25µm technology
- ➔ Design follows the specifications for readout chip for ATLAS SCT
 - → Detector capacitance in the range of 20pF (30pF max)
 - \rightarrow ENC in the range of 1500e- for 20pF input capacitance
 - \rightarrow 20ns peaking time
 - \rightarrow time walk for 1.2 10fC signal \rightarrow <16ns (1fC threshold)
 - \rightarrow matching of the comparator \rightarrow better than 5% of 1fC signal (sigma spread)



Architecture of the Front-End channel



One channel comprises three AC coupled blocks:

- fast, transimpedance preamplifier (12ns peaking time)
- shaper (peaking time 20ns)
- differential discriminator

Why AC?

- limiting the matching problem to the differential discriminator
- improving robustness of the design against low frequency drifts (1/f noise, low frequency interferences)
- Improving the PSRR of the circuit in low frequency range
- relatively easy layout (42µm pitch)



Architecture of the Preamplifier





Cascode amplifier with active feedback Input transistor M1 \rightarrow 3000µm/0.5µm Bias \rightarrow 400 - 700µA (equivalent to 9 -16mS) Feedback current \rightarrow 700nA - 1.6µA (Rfeed \rightarrow 150 - 75kOhm)



AC characteristic of the Preamplifier





Preamplifier responses to 1fC

Preamplifier Output [mV]

0

-1

-2

-3

-4

-5

20

30

I_{feed} = 1.25μA

40

50



Responses for various Cdetector.

Feedback current \rightarrow 1µA Input current \rightarrow 550µA

Peaking time → 12 –14ns Gain → ~4mV/fC Responses for various feedback currents. Input capacitance \rightarrow 20pF Input current \rightarrow 550µA

 $I_{feed} = 1 \mu A$

60

70

I_{feed} = 750nA

80

90

Time [ns]

100



Architecture of the Shaper stage



Schematic diagram of the shaper stage. Pulse gain $\rightarrow \sim 15$ V/V (60mV/fC with preamp) Peaking time $\rightarrow 20$ ns



Response to 3.5fC charge seen at the differential output. The signals are DC separated by the threshold voltage VT2-VT1).



Architecture of the Discriminator

Input

[] 1.88 1.86 1.84 1.84 1.82

1.82 1.8 1.78

1.76 1.74

1.72 1 fC threshold

40

Diff pair output

60

20





3.5 fC signal

100

120

140 160 Time [ns]

80

DC gain → ~900B Min overdrive for 20ns pulse → ~3mV (< 1σ noise) Calculated offset spread (RMS) → 4.5mV

18-Sep-02



Time walk simulation



Comparator input

Comparator output

Time walk defined as the difference of comparator response delays for input charges of 1.2fC and 10fC with threshold set to 1fC.

18-Sep-02

Fast CMOS Transimpedance Amplifier and Comparator circuit for readout of silicon strip detectors at LHC experiments



Layout and testability



- 56 full channels including preamplifier, shaper and comparator – readout via serial output register
- 8 analogue test channels including preamplifier, shaper and comparator input stage – readout directly via output buffers
- 3. Biases and threshold voltage external
- 4. Four calibration lines distributing input signals every fourth channel

 Chip area – 4 x 4mm², dimensions of the channel – 42µm x 2mm



Response of the analogue chain



Peaking time → 20ns, semigaussian Gain → ~55mV/fC Dynamic range → 0 – 12fC Linearity → better than 5% inside the dynamic range and limited power supply and extreme corners of technology





Single analogue channel - ENC



ENC of the analogue channel as a function of feedback and input bias current.

18-Sep-02

Fast CMOS Transimpedance Amplifier and Comparator circuit for readout of silicon strip detectors at LHC experiments





Peaking time as a function of feedback and input bias current.





Peaking time as a function of input capacitance for different feedback and input bias currents.



Single analogue channel – FWHM



FWHM as a function of feedback and input bias current. FWHM for ideal CR-RC3 \rightarrow 1.38 × Peaking Time

18-Sep-02



Single channel - Noise slope



ENC as a function of input capacitance for different feedback and input bias currents.



Estimation of the noise performance

Components:

- → Channel thermal noise
- → GIC noise
- → Correlation term GIC ⇔ thermal noise
- → Flicker noise

Assumptions:

- → Γ excess noise factor → 1.3
- → n slope factor → 1.45
- → Type of the filter → CR-RC3
- EKV modelling of gm, γ and intrinsic capacitances of the transistors vs. the inversion order



Comparison for linput 550µA and Ifeed1µA: Markers → measurement Lines → calculation Good agreement except for the parallel noise contribution: → predicted value 400e- vs. 500e- measured



Noise performance of the active feedback

Components:

- Channel thermal noise
- Flicker noise (not filtered in ideal CR-RC filter but thanks to AC coupling between stages)

Observation:

- ENC related to the active feedback almost twice higher comparing to classical passive feedback built with resistor of equivalent value
- still not a problem for capacitance detector above 10pF

Advantage of the active feedback:

- Small feedback devices higher bandwidth and preamplifier gain
- Possibility of adjusting a phase margin and the Peaking Time





18-Sep-02

Full chain measurements



Threshold scans and response curve in one channel of the chip measured for lpreamp=550 μ A and lfeedback=1 μ A.



Full chain measurements – Gain and ENC



Distribution of channel gains and ENC in one chip (56 channels) measured for Ipreamp=550 μ A and Ifeedback=1 μ A. Good agreement with analogue measurements.



Full chain measurements – Offset and Time Walk



Distribution of comparator offsets (\sim 3mV) and time walks (\sim 12.5ns) in one chip (56 channels) measured for Ipreamp=550µA and Ifeedback=1µA.



Summary of results

- 1. Functionality in wide range of biases (currents and power supply) and technology corner parameters $(\pm 3\sigma)$
- 2. Gain → ~55mV/fC ±5mV/fC (function of bias), good linearity up to 12fC signal (for all possible corner parameters and limited power supply)
- 3. Peaking time → 20ns ±2ns (adjustable with feedback current)
- 4. ENC for Cinput 25pF → 1400 –1600e- (function of bias)
- 5. Input resistance \rightarrow in the range of 100 Ohm at 10MHz
- 6. Very high uniformity of gain (0.8% RMS)
- 7. Small variation of offsets \rightarrow 3mV RMS (5% of 1fC) \rightarrow no channels "outside distribution"
- 8. Small variation of ENC → 3% RMS
- 9. Time walk of premp/shaper/comparator → ~12.5ns (measured at 1fC threshold between 1.2 and 10fC signals)
- 10. Analogue power consumption at nominal biases (550µA input) → 2.4mW/channel (0.95µA)
- 11. 10Mrad of X-Ray → no visible effects





Gm/I for MOS in weak inversion n-times lower than for BJT $n \rightarrow$ slope factor $\rightarrow \sim 1.45$ for IBM



Addendum: Single analogue channel -Gain



Gain of the analogue channel as a function of feedback and input bias current.

18-Sep-02



Addendum: Response to overdrive



100fC and 10fC signal separated by 800ns distance seen at the input of the comparator.



Addendum: Components contributing to final spread of the comparator offset

- Offset spread of the NMOS input pair amplified by the gain of stage (~2.5V/V)
- Offset spread of the transistors used in the threshold circuit, buffers and comparator stage
- Voltage mismatch due to resistor matching (RMS from foundry data \rightarrow 0.5%)

For 1 mV sigma offset of Vt for all transistor pairs and for nominal bias of $2\times30~\mu A$ in the input stage:

$$\sigma_{Vt} = \sqrt{(1 \cdot 2.5)^2 + (1.4 \cdot 0.5e^{-2} \cdot 14.7e^3 \cdot 30e^{-6} \cdot 1e^3)^2 + 3 \cdot 1^2} = \sqrt{6.25 + 9.6 + 3} \cong 4.5mV$$



Addendum: Time Walk measurement



Time walk defined as the difference of comparator response delays for input charges of 1.2fC and 10fC at 1fC threshold. Distribution of time walks (~12.5ns) in one chip (56 channels) measured for Ipreamp=550µA and Ifeedback=1µA.

50



Addendum:Current and power consumption

Current at nominal bias condition: (linput + 400uA) x 128 For linput = 550uA (10mS transconductance): 0.95mA/channel (2.4mW/channel)

For one 128 channel chip: 310mW (121mA) For 12 chip module: 3.7W (1.45A)

18-Sep-02