### Micro & Nanoelectronics



### LECC-Colmar workshop 9<sup>th</sup> Sept.2002

- This talk addresses some fundamental questions of miniaturization in microelectronics
  - Trends in microelectronics and nanoelectronics
  - Is there an end to CMOS miniaturization?
  - Impact of microelectronics on HEP electronics instrumentation
  - What HEP community could gain from the industrial development the next generation of nanoscale CMOS technology
  - What is nanoelectronics?
  - Is nanoelectronics promising?

Pierre Jarron CERN

F. Anghinolfi, G. Anelli, P.Aspell, M.Campbell, F. Faccio, J. Kaplon, A. Marchioro, CERN

- G. Deputch, W. Dulinski /LEPSI-IRES
- A. Shah, N. Wyrsch/ IMT Uni of Neuchatel

J. Gauthier / LETI microelectronics

Several colleagues from ETH Zurich, EPFL and CSEM





# Jarron LECC COLMAR 9<sup>th</sup> Sept.

2002

# OUTLINE

- Microelectronics trends
- Evolution of front end electronics for HEP instrumentation
- Miniaturization of nanoscale CMOS
- Future of HEP front end electronics in nanoscale CMOS technology
- Nanoelectronics basics and devices



2002

Sept

### 1.Introduction

# Microelectronics trends ✓ Moore Law ✓ CMOS Scaling

✓ CMOS Gate length trends

# MOSFET



### The world's most abundant artificial object!

✓ As MOSFET was 20 years ago at the 1<sup>st</sup> MPW:

 ✓ 5 micron technology generation with LOCOS isolation.

✓ Gate oxide thickness:40nm

#### ✓Today:

✓ 0.25 micron 5nm CERN MPWs
✓ 0.13micron: industry state of the art, 2nm gate oxide thickness.

Driving concept behind CMOS
 miniaturization: SCALING





### **MOSFET** scaling principle





5 Microelectronics and nanoelectronics

Gate **n** Gate  $T_{ox} = 100 nm$ T<sub>ox</sub>=20nm SCALING CHANGES N+N+ N+X' = X/SV' = V/S.=5μ  $N_{a}' = N_{a} x S$  $N_{A} = 2.5 \times 10^{16} / \text{cm}^{3}$  $N_{A} = 5X10^{15}/cm^{3}$  $\mathbf{X}'_{\mathbf{D}} = \sqrt{\frac{2\varepsilon_{SI}(\frac{V}{S} + \psi)}{\alpha(SN)}} \cong \frac{\mathbf{X}_{\mathbf{D}}}{\mathbf{S}}$ Depletion  $\mathbf{V}_{\mathbf{T}}' \cong \frac{\mathbf{V}_{\mathbf{T}}}{\mathbf{c}}$ Threshold Voltage  $\mathbf{I}_{\mathbf{D}} \cong \frac{\mu \varepsilon_{ox}}{t_{ox}/S} \left( \frac{W/S}{L/S} \right) \left( \frac{V_g - V_T - V_D/2}{S} \right) \left( \frac{V_D}{S} \right) = \frac{\mathbf{I}_{\mathbf{D}}}{\mathbf{S}}$ Drain current

### Scaling and Moore's Law





6 Microelectronics and nanoelectronics

#### transistors 100,000,000 Pentium8 4 Processor Pentium® III Processor MOORE'S LAW 10.000.000 Pentium® II Processor Pentium® Processor 486<sup>™</sup> DX Processor 1,000,000 386<sup>TM</sup> Processor 286 100,000 8086 10.000 8080 8008 4004 🗸 1000 1970 1975 1980 1985 1990 1995 2000

Trends in microprocessor development

4004 in 1971



Si starting block

Source: Intel

4004	1971	2,250
8008	1972	2,500
8080	1974	5,000
8086	1978	29,000
286	1982	120,000
386™ processor	1985	275,000
486™ DX processor	1989	1,180,000
Pentium® processor	1993	3,100,000
Pentium II processor	1997	7,500,000
Pentium III processor	1999	24,000,000
Pentium 4 processor	2000	42,000,000



### 2001 SIA Technology Roadmap



2002

Effective gate length and physical gate length diverge



Node scaling x0.7

Semiconductor industry R&D 2002-2007 i.e Crolles2: ST+Philips+Motorola+TSMC)

Year	1997	1999	2001	2004	2007	2010	2013	2016
Tech node [nm]	250	180	130	90	65	45	32	22
Node cycle time	2	2	2	3	3	3	3	3
DRAM Gbits	0.52			2	4			64
Transistors/chip			276M		1106M			8848M

# 2.ASICs for LHC



2002

# Evolution of front end electronics for HEP

- ✓Miniaturization: Channel density
- ✓ Detector integration: trackers
- ✓ System integration: SOC
- ✓ Radiation hardening: generic

### Generic LHC tracker readout







### ASICs for LHC tracking systems



2002

Sept

9<sup>tl</sup>

COLMAR

P. Jarron

#### ✓ Analog scheme – CMS tracker APV25

- ✓ Preamplifier + shaper
- ✓ Analog memory buffering trigger latency
- ✓ Analog multiplexer
- $\checkmark$  Analog data transmission for APV25

#### ✓ ECAL preshower PACE

- $\checkmark$  ADC and digital transmission for PACE
- ✓ Hit decision after level-1 trigger decision

#### ✓ Binary scheme ATLAS ABCD3T

- ✓ Local hit decision
- ✓ Preamplifier shaper discriminator
- ✓ Digital memory
- $\checkmark$  Data compression and formatting
- ✓ Dıgıtal data transmission
- ✓ Hit decision before level-1 trigger decision
- Pro and cons of the analog and binary scheme
  - ✓ Wait and see systems in operation...



CMS tracker detector module



#### CMS preshower detector module



ATLAS SCT silicon tracker module

### Alice-LHCb pixel detector 8192 ch



After M. Campbell, W Snoeys, R. Dinapoli, G. Anelli

2002

Sept.

9<sup>th</sup>

COLMAR

()

LEC

P.Jarron

nanoelectronics

and

Microelectronics

-Block diagram

After G. Anelli, P. Giubellino, A. Rivetti, G. Mazza

INFN Torino and CERN

# ALICE SDD PASCAL towards SOC





 $\sim$ 

### ALTRO chip ALICE TPC



#### - 8-ch ALTRO readout chip performs

- -64 mm<sup>2</sup>, 29mW/ch
- -Analog-digital conversion
- -Digital tail cancellation
- -Digital baseline correction
- -Digital data formatting





#### After L. Musa/CERN

2x8 10bit-20MHz ADCs CMOS7 STm

2002

### Rad-hard, rad-tol technologies

#### DMILL RH technology

- ✓ BICMOS 0.8  $\mu$ m technology on SOI with partly depleted film.
- ✓ Gate oxide hardened by technology, latch-up hardened by SOI.



#### Hardening by technology

Hardening by design

 $0.25\mu$ m rad tolerant CMOS RD49

Hardening by design
✓ Edgeless NMOS
✓ Guard rings
✓ Thin oxide tunneling
✓ Tolerance up
to ten of Mrads



2002

Sept

 $9^{\mathrm{th}}$ 

DLMAR

Jarron LECC

una by technology

# 3. Future Trends of CMOS

### Is there an end to miniaturization?

 $\checkmark$  CMOS feature sizes will enter the range of under 100nm, where a number of serious problems await, technological, financial and physical.

✓ CMOS will hit fundamental barriers caused by quantum effects

✓ Lithography technology will reach a limit with EUV, cost of mask set, millions dollars.

✓ It becomes increasingly difficult to manage heat dissipation from ULSI circuits as transistor count exceeds 100 millions per die.

 $\checkmark$  Design complexity and architecture issues

✓ The cost of semiconductor production facilities is expected to exceed US\$5 billion by 2006.

### IBM 130nm CMOS



2002

#### CMOS6SF $0.25\mu$ m

✓Vdd=2.5V

✓Twin Well, P-epi on P+

✓tox,phys: 5nm

 ✓ Planarized passivation and interlevel dielectrics

#### ✓ STI

✓ low resistance Ti salicided N+ and P+ polysilicon and diffusions
✓ Metal pitch :0.64



#### CMOS8SF 0.13µm

- ✓ Vdd= 1.2V, option 1.5V
- ✓Twin Well, non-epi on P+
- √tox: /.7, 2.2, 5.2nm
- ✓ same planarization *with low k-value dielectrics*

#### **√**STI

✓ low resistance Cu salicided N+ and P+ polysilicon and diffusions
✓ Metal pitch 0.32



#### Issues of extreme MOSFET scaling



#### 100nm feature size and below

#### ✓ Quantum effects

- ✓ Quantum confinement (ITRS RB wall)
- ✓ Doping quantum effects (ITRS RB wall)
- ✓ Tunneling limits (ITRS RB wall)
- ✓ Short channel effects are very pronounced

#### ✓ Linear scaling is increasingly harder

- $\checkmark$  L and V scaling, field limit 1 V/nm
- ✓ Oxide scaling faces tunneling effect (ITRS RB wall) high K dielectrics
- Polysilicon gate depletion
- ✓ Threshold mismatch
- ✓ Subthreshold leakage

#### ✓ Technology Issue

✓ Nanoscale lithography, EUV and then? (ITRS RB wall)

✓ Interconnection, complexity and power issues

### Intel : Road Map to 2010



 $\infty$ 

2002

### CMOS trends and basic limits



Scaling faces fundamental physical limits Gate oxide, wire width, voltage supply



2002

# New gate high K dielectrics



2002

Sept.

COLMAR 9th

LECC

P.jarron I

 Equivalent Oxide Thicknesses targeted:
 O.5nm-1.2nm for high-speed
 1.2nm-1.6nm low power logic
 Aluminum, Hafnium and Zirconium oxides are high K material candidates.
 Recurrent and worrying problem
 parasitic regrowth of the SiO2 is a challenging technology issue
 High K oxide reliability and radiation hardness are not well established

#### Gate Leakage





After M. Heyns IMEC

#### Consequences of extreme CMOS scaling





and



After INTEL

After LETI

### INTEL future technology nodes



2002

Sept.

9<sup>th</sup>

COLMAR

Jarron LECC



70 nm gate length 130nm technology node In production in INTEL

65nm node



30 nm gate length



Gate Oxides as Thin as Atoms<sup>20nm technology node</sup>







After Intel

#### The fault, dear Brutus, lies not in our gates, but in our wires



Shakespeare: the fault dear Brutus lies not in our stars, but in ourselves.



Theoretical limit Energy required to transport a bit irreversibly from device to device in a computational system is  $E_{+} = kT.d.f/c$  (more fundamental than energy now dissipated in a resistive interconnect) For a maximum information transport distance of 50 nm, Feynman's analysis shows that 10<sup>18</sup> bit transfers per second will require 1 watt of power, 10<sup>9</sup> lower power than CMOS in 2010.

Issues Wire-to-wire coupling Wire coupling: at 5 Ghz,  $Z(|pF)=30\Omega!!$ Power consumption: 80% in interconnects  $C_{wire}/C_{device} = 100$ 

### Power density trends and limits 2002

#### Thermodynamic ultimately limits progress of microelectronics

#### **Power Density Extrapolation**



Pat Gelsinger's slide from ISSCC2001 - Intel

#### Summary of miniaturization issues

- Device limit
  - Quantum effects
  - Short channel effects
- Technological barriers
  - Lithography
  - processing
- Thermodynamic barrier
  - Set by interconnections
- · Financial issue
- Complexity issue

The design of billions transistors chips soon, and trillions transistor chips turns out to be a titan's task





Sept

9<sup>th</sup>



✓ Ultra-fast electronics
 ✓ 3D silicon detectors, thin detector
 ✓ Monolithic pixel detector
 ✓ Few electrons amplification
 ✓ Integrated APD's array

2002

Sept.

### Very very fast!





Design based on differential common gate input MOS configuration based on common base circuit of V. Radeka. 0.25 micron CMOS IBM outperforms bipolar design. ✓8-Ch Amplifier-discriminator for ALICE TOF
✓ Differential IN and OUT
✓ Tunable input resistance: 50 Ohm
✓ Power : 20 mW/ch
✓ Peaking time: 1ns, noise 2500 e- rms @ 10pF
✓ Walk time without correction: 250ps
✓ Walk time with correction: 20ps
✓ Jitter: 10ps rms



28

Microelectronics and

### Very fast, low noise and cryogenic



# AFP amplifier for the silicon Beamscope of NA60 3.5ns peaking time, 3mW/ch



Room temperature and cryogenic can operate from few K to room temperature ENC=300 e- rms at Cdet=5pF

G. Anellı et al. Schloss Elmau conference 2002



Double pulse resolution 6.5ns

#### **3D Si-detector**



2002

Sept.

9<sup>th</sup>

COLMAR

50 5 KeV

#### **Simplified Cross Section of Part of Sensor**



Nucl. Instr. Meth. A 395 (1997) 328, Trans. Nucl. Sci. 46 (1999) 1224; 48 (2001) 189,1629,2405.



3D Silicon detector Principle S. Parker



Non Irradiated at 130K



Results of radiation hardness and detector speed are promising for LHC detector upgrade and LHC forward detector

#### 1x10<sup>15</sup> p/cm<sup>2</sup> at 300K

1000

ADC CHANNEL



#### Fall Time=1.5ns (±0.25ns)

Fall Time = 3.5ns (±0.25ns)

Brunel University, CERN, Hawaii University, To be presented by S. Parker to Pixel 2002 LBL Sept. 02

#### Am <sup>241</sup> Spectrum Recorded With 3D Sensor

### Monolithic Pixel sensor

#### MAPS-MIMOSA III LEPSI-CERN (2000) in 0.25 CMOS IBM





✓ Pixel size  $8\mu$ m x  $8\mu$ m ✓ Passive integrating readout ✓ Processing time(CDS) ≈ 1 ms ✓ Charge sensing node ≈ 1 OfF ✓ Leakage current≈ 2 fA ✓ ENC= 6 e- rms





### 0.25 CMOS compatible APD



Integration of APD in CMOS IS THE TECHNOLOGY Potential high resolution solid state PM Potential high resolution solid state TM Single or fewer photons counting integrated device Preliminary results of test structures in IBM 0.25micron



Photodiode I\_3 (Nwell in p-epi)

Gain Characteristics Up to XIOO Avalanche voltage: I 3V Good gain uniformity

### Noise limit in pixel readout

Towards single electron circuits: L=0.28  $\mu m$  Id/W $\approx$   $\mid \mu A \! \mid \! \mu m$  Parallel and series noise calculation done by J. Kaplon for 0.25 CMOS IBM



Drain current in microamps

ē

ENC

25

### 5. Beyond nanoscale CMOS

# CERN

2002

Sept

<sup>2</sup>Jarron LECC COLMAR 9<sup>th</sup>

#### Nanoelectronics

 $\checkmark$  Nanotechnology has often been defined as the science of fabricating, characterizing and using structures from the atomic scale up to around 100 nanometers

 $\checkmark This definition embraces many fields$ 

 $\checkmark$  from electronics and physics, through nanobiotechnology, chemistry and on to mechanical engineering.

✓ Below the 100 nanometers limit?

✓ Quantum effects

✓ Electron tunneling

✓Quantum confinement

✓ Single electron effects (Colomb Blockade)

### Nanoelectronics: devices



cs P. Jarron LECC COLMAR 9<sup>th</sup> Sept. 2002

Microelectronics and nanoelectronics 35

#### Single Electron Devices SET Hybrid CMOS-SET Single electron Memory Quantum devices Quantum dot Quantum wire CNT devices Quantum computing

- ✓ Spintronics
- ✓ Molecular devices
- ✓ DNA devices
- ✓ Nano-mechanical devices✓ .....ad infinitum

"The paradigm of the microelectronics industry is not the way forward; we can only miniaturize two more orders of magnitude before we reach the atomic level, and it will cost an absolute fortune. Do we really need pentabit devices? Or would we be better off pursuing higher complexity, instead of smaller transistors?" IBM Zurich Nobel laureate Heinrich Rohrer (AFM)



#### Quantum effects in nanoscale devices

There is plenty of room at the bottom" Richard Feynman

### **MOSFET** device fundamental limits



#### ✓Colomb Blockade



**IEDM 1999** 

Channel charge f(Lg)





### Nanoscale devices



2002

#### Mesoscopic device

 Crossover regime between classic physics and quantum physics

Fills the gap between the atomic and micrometer scales, where quantum mechanical effects come into play
 Molecular device
 Quantum devices

#### ✓Individual electrons observed

✓ size of mesoscopic device comparable to the spread of electron.

 ✓ Nature of electrons is strongly resolved, wavelength nature of electron becomes important.

#### ✓Complete space and energy quantization

#### DNA and 30nm MOSFET





#### Quantum confinement in quantum dots



Classical point charge, valid for macroscopic size

 $\lambda_{\rm F} \approx 1 nm \ to \ 50 nm$ 



Quantum Dots Electron wavelength



**Interference in Classical Wave Systems** 

#### Model from optics



Why wave interference plays a role in mesoscopic devices? Because phase coherence of electron wavefunction is stable at nanoscopic scale.

✓ Example of electron wave function in a 100nm quantum dot, Fermi length in the range of the quantum dot size.

#### <u>Electron transport in quantum dots</u>





Quantum wave model

#### Tunneling & Colomb Blockade



40





before tunneling

after tunneling

The free energy of the system cannot increase spontaneously

$$\Delta F = \frac{1}{2} \frac{\left(Q - e\right)^2}{C} - \frac{1}{2} \frac{Q^2}{C}$$
$$= \frac{e^2}{2C} - \frac{Qe}{C} \le 0$$

Drop of electrostatic energy:

$$\Delta \mathsf{W} = \mathsf{e} \left( -\frac{\mathsf{e}}{2\mathsf{C}} + \mathsf{U} \right) \ge 0$$

 $\Rightarrow$  threshold for the arrival of an electron: U > e/2C

### Colomb Blockade

- thermal energy:  $kT \ll E_c = \frac{e^2}{2C_{\Sigma}}$ 
  - Ec = 10kT @ 300K  $\rightarrow$  C  $_{\Sigma}$  = 0.3aF  $\rightarrow$  nanometer size

Arrival of one electron on a tunneling junction





After tunneling

• quantum localization :

(of the electron wavefunction in the island)



### Single electron transistor - SET

#### Condition for the arrival of an e<sup>-</sup> through J1:



2002

### SET-based logic SET

 $V_{in}$ 

177





Complementary Capacitively coupled



-constraint on  $V_{DD} \rightarrow$  lower flexibility than CMOS

43

#### Single Pass Electron Transistor(NTT)



2002

Sept.

 $\Theta^{\mathrm{th}}$ 

-Jarron LECC COLMAR

nanoelectronics



### Multifunctional SET logic (Toshiba)





Microelectronics and nanoelectronics

#### ADC converter (NTT)

#### Taking advantage of the periodicity of current oscillations



### Carbon nanotube (CNT)



2002

What it is? It is stronger than steel it is far sharper than a pin it shoots electrons it draws away heat it is the thinnest wire it can be the tiniest electronic device

- a) A single nanotube bundle is positioned over the gold electrodes to produce two ptype CNTFETs in series.
- b) Characteristics of the resulting CNT voltage inverter.



AFM image After IBM. Published in Nano Letters, August 2001

### Nanotechnology could surprise us!



A good old memory concept revisited: nano-mechanical memory







This technique is capable of achieving data densities in the hundreds of Gb/in<sup>2</sup> range, well beyond the expected limits for magnetic recording (60–70 Gb/in<sup>2</sup>).

June 11, 2002 Zurich Using an innovative nanotechnology, IBM Zurich has demonstrated a data storage density of one trillion bits per square inch — 20 times higher than the densest magnetic storage available today.

#### "MILLIPEDE" Concept

AFM-based Storage System:

High Data Density But Low Data Rate

⇒ Highly Parallel Operation



nanoelectronics

and

# SUMMARY



#### CMOS will continue its scaling until 2015-2020

- HEP community must continue to monitor new technology opportunities for sensor and ULSI circuit developments
  - Get ready for the next technology generations: 130nm, 90nm and then 50nm
  - Understand trends in circuit architecture and radiation hardness of nanoscale CMOS technologies
  - Adapt analog circuit design techniques to very low voltage supplies
  - Investigate new design opportunity, i.e few electron circuits,

#### - Sensor integration

- Room temperature monolithic single visible photon sensor array
- Low cost macropixel detector for future tracking systems
- Ultra-thin micron scale monolithic silicon pixel

#### - Have a look on nanoelectronics

• Challenging and risky to use nano devices, would require enormous effort for uncertain result.

### CONCLUSION on Nanoelectronics

2002

#### Nice instruments But not yet ready to play music!



From nothing to somethingness the timer your "something" gets, the more "nothing" will turn out to be "something".