



The Front-End Driver Card for the CMS Silicon Strip Tracker Readout

8th Workshop on Electronics for LHC Experiments Colmar

S.A.Baird, K.W.Bell, J.A.Coughlan, C.P.Day, E.J.Freeman, W.J.F.Gannon, R.N.J. Halsall, J.Salisbury, A.A.Shah, S.Taghavirad, I.R.Tomalin **CLRC Rutherford Appleton Laboratory**

> E. Corrin, C.Foudas, G.Hall Imperial College London

Presented by John Coughlan j.coughlan@rl.ac.uk



CMS Silicon Strip Tracker FED Silicon Strip Tracker Readout Overview







CMS Silicon Strip Tracker FED Silicon Strip Tracker Readout Overview





~ 9 million Silicon Strip channels
ON Detector: 73K APV25 pipeline chips
@ L1 Trigger: MUX APV Frame output
Analogue Data readout via Optical links
(APV Frame: Header + Strip Data)

OFF Detector: Front-End Drivers (FED) Digitise / Zero Suppress / DAQ readout 440 x 9U VME64x boards 96 ADC channel boards

"Front-End Hybrid" : Ulrich Goerlach "Tracker System Test" : Nancy Marinelli

FED Project Status:

50 x PMC 8 ADC Prototypes used for module tests First Full Scale 96 ADC Prototypes FF1 about to be manufactured







rumontation Donartmant

L Coughlan et al

LER 2002 Colmar 11 So

11 Sontombor 20







Data Rates

9U VME64x Form Factor

Modularity matched Opto Links

Analogue: 96 ADC channels (10bit @ 40 MHz)

@ L1 Trigger : processes 25K MUXed silicon strips / FED

Raw Input: 3 Gbytes/sec*

after Zero Suppression...

DAQ Output: ~ 200 MBytes/sec

~440 FEDs required for entire SST Readout System

*(@ L1 max rate = 100 kHz)







Digital Processing

Flexible Digital Logic:

Xilinx Virtex-II FPGAs 40K->3M gates*

*some in pin compatible packages

Features:

Dual Ported Block Rams Digital Clock Managers DCM Double Data Rate I/O DDR Digitally Controlled Impedance I/O Various I/O signal standards Debugging: Logic Analyser cores

FPGAs programmed in

VHDL & VERILOG

trumontation Dopartmon

L Coughlan of al









CMS Silicon Strip Tracker FED Front-End module

Dual ADC







CMS Silicon Strip Tracker FED Front-End module





thereford Appleton I charater Instrumentation Department I Courblen at al LED 2002 Colmor



CMS Silicon Strip Tracker FED Front-End FPGA Logic







CMS Silicon Strip Tracker FED Front-End module





therford Appleton Laboratory Instrumentation Department I. Courdelan et al. I. EB 2002 Colman 11 Sentember







rumontation Donartmant

L Coughlan et al

LER 2002 Colmar 11 So

11 Sontombor 20



CMS Silicon Strip Tracker FED Full-Scale 9U Layout







CMS Silicon Strip Tracker FED Back-End FPGA Logic





11 Sontombor 2



CMS Silicon Strip Tracker FED FED-DAQ Interface



See talk "CMS Data to surface transportation architecture": Attila Racz

therford Appleton Laboratory	Instrumentation Department	L Coughlan of al	LED 2002 Colmar	11 Contombor 2







rumontation Donartmant

L Coughlan et al

LER 2002 Colmar 11 So

11 Sontombor 20



CMS Silicon Strip Tracker FED VME module







CMS Silicon Strip Tracker FED Power module







CMS Silicon Strip Tracker FED Testing





trumontation Danartmant

L Courdhlan of al

IEB 2002 Colmar 11 Sontomb



CMS Silicon Strip Tracker FED Monitoring







CMS Silicon Strip Tracker FED Status







CMS Silicon Strip Tracker FED Summary & Schedule



<u>Summary</u>

- Presented a 9U VME64x board
- for off-detector readout of Silicon Strip Tracker
- Digitisation
- Zero Suppression
- Event Readout
- Meets SST data rate requirements
- Analogue : 96 channel 10-bit ADC @ 40 MHz
- Digital : Virtex-II FPGAs flexible logic
- Test and Monitor features aid debugging

FF1 : Full scale Prototype FF2 : Pre-production FF3 : Final production

<u>Schedule</u>

2002/Q4 : 2 x FF1 @ RAL for test

2003/Q4 : ~10 x FF1 @ CERN

2004/Q4 : ~10 x FF2 manufacture

2005/Q2* : 500 x FF3 manufacture

(*funds permitting)

http://www.te.rl.ac.uk/esdg/cms-fed/index.html



CMS Silicon Strip Tracker FED Counting Room Layout (illustration)





CMS Silicon Strip Tracker FED Control & Monitoring







CMS Silicon Strip Tracker FED Software Architecture





• Software Architecture CMS XDAQ & HAL



CMS Silicon Strip Tracker FED PMC Prototype







- 8 x 10 Bit 40 MHz ADC
- 64K Memory/per ADC
- 40 K Gate FPGA Control
- PCI Interface
- Mounts on Commercial VME CPU Board (or with an adapter in a PC slot)
- 60 in service
- Present Generation of ADC PMC

Small scale module testing System Test beams e.g. LHC 25 nsec



CMS Silicon Strip Tracker FED Crate Layout





- Crate Input Data Rate
- Crate Output Data Rate

~ 50 Gbyte/s

~ 1 GByte/s per percent hit occupancy



CMS Silicon Strip Tracker FED FED-DAQ Interface (alternative)

